

# $LC^2MOS$ 5 $\Omega$ R<sub>ON</sub> SPST Switches

### ADG451/ADG452/ADG453

#### **FEATURES**

Low On Resistance (4  $\Omega$ ) On Resistance Flatness 0.2  $\Omega$  44 V Supply Maximum Ratings  $\pm$ 15 V Analog Signal Range Fully Specified @  $\pm$ 5 V,  $\pm$ 12 V,  $\pm$ 15 V Ultralow Power Dissipation (18  $\mu$ W) ESD 2 kV Continuous Current 100 mA Fast Switching Times  $t_{ON}$  70 ns  $t_{OFF}$  60 ns TTL/CMOS Compatible Pin Compatible Upgrade for ADG411/ADG412/ADG413 and ADG431/ADG432/ADG433

APPLICATIONS

Relay Replacement
Audio and Video Switching
Automatic Test Equipment
Precision Data Acquisition
Battery Powered Systems
Sample Hold Systems
Communication Systems
PBX, PABX Systems
Avionics

#### **GENERAL DESCRIPTION**

The ADG451, ADG452 and ADG453 are monolithic CMOS devices comprising four independently selectable switches. They are designed on an enhanced LC $^2$ MOS process that provides low power dissipation yet gives high switching speed and low on resistance.

The on resistance profile is very flat over the full analog input range ensuring excellent linearity and low distortion when switching audio signals. Fast switching speed coupled with high signal bandwidth also make the parts suitable for video signal switching. CMOS construction ensures ultralow power dissipation making the parts ideally suited for portable and battery powered instruments.


The ADG451, ADG452 and ADG453 contain four independent single-pole/single-throw (SPST) switches. The ADG451 and ADG452 differ only in that the digital control logic is inverted. The ADG451 switches are turned on with a logic low on the appropriate control input, while a logic high is required for the ADG452. The ADG453 has two switches with digital control logic similar to that of the ADG451 while the logic is inverted on the other two switches.

Each switch conducts equally well in both directions when ON and has an input signal range which extends to the supplies. In the OFF condition, signal levels up to the supplies are blocked.

### REV. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

#### **FUNCTIONAL BLOCK DIAGRAMS**



The ADG 453 exhibits break-before-make switching action for use in multiplexer applications. Inherent in the design is low charge injection for minimum transients when switching the digital inputs.

#### **PRODUCT HIGHLIGHTS**

- 1. Low  $R_{ON}$  (5  $\Omega$  max)
- 2. Ultralow Power Dissipation
- Extended Signal Range
   The ADG 451, ADG 452 and ADG 453 are fabricated on an enhanced LC<sup>2</sup>M OS process giving an increased signal range that fully extends to the supply rails.
- 4. Break-Before-M ake Switching
  T his prevents channel shorting when the switches are configured as a multiplexer. (ADG 453 only.)
- Single Supply Operation
   For applications where the analog signal is unipolar, the
   ADG 451, ADG 452 and ADG 453 can be operated from a
   single rail power supply. The parts are fully specified with a
   single +12 V power supply and will remain functional with
   single supplies as low as +5.0 V.
- 6. Dual Supply Operation For applications where the analog signal is bipolar, the ADG 451, ADG 452 and ADG 453 can be operated from a dual power supply ranging from  $\pm 4.5$  V to  $\pm 20$  V.

# ADG451/ADG452/ADG453- SPECIFICATIONS<sup>1</sup>

**Dual Supply** ( $V_{DD} = +15 \text{ V}$ ,  $V_{SS} = -15 \text{ V}$ ,  $V_L = +5 \text{ V}$ , GND = 0 V. All specifications  $T_{MIN}$  to  $T_{MAX}$  unless otherwise noted.)

	В	/ersion		
Parameter	+25°C	T <sub>MIN</sub> to	Units	Test Conditions/Comments
ANALOG SWIT CH		- MAX	J	
Analog Signal Range		$V_{SS}$ to $V_{DD}$	V	
On-Resistance (R <sub>ON</sub> )	4.0	V SS CO V DD	Ω typ	$V_D = -10 \text{ V to } +10 \text{ V, } I_S = -10 \text{ mA}$
Off Resistance (RON)	5	7	$\Omega$ max	VB = -10 V to 110 V, 15 = -10 IIIA
On-Resistance Match Between	0.1	•	Ω typ	$V_{\rm D} = \pm 10  \text{V},  I_{\rm S} = -10  \text{mA}$
Channels (ΔR <sub>ON</sub> )	0.5	0.5	Ω max	D === 1,13 == 1
On-Resistance Flatness (R <sub>FLAT(ON)</sub> )	0.2		Ω typ	$V_D = -5 \text{ V}, 0 \text{ V}, +5 \text{ V}, I_S = -10 \text{ mA}$
	0.5	0.5	Ω max	
LEAKAGE CURRENTS <sup>2</sup>				
Source OFF Leakage I <sub>S</sub> (OFF)	±0.02		nA typ	$V_D = \pm 10 \text{ V}, V_S = \pm 10 \text{ V};$
	±0.5	±2.5	nA max	T est Circuit 2
Drain OFF Leakage I <sub>D</sub> (OFF)	±0.02		nA typ	$V_D = \pm 10 \text{ V}, V_S = \pm 10 \text{ V};$
	±0.5	±2.5	nA max	T est Circuit 2
Channel ON Leakage I <sub>D</sub> , I <sub>S</sub> (ON)	±0.04	. =	nA typ	$V_D = V_S = \pm 10 \text{ V};$
	±1	±5	nA max	T est C ircuit 3
DIGITAL INPUTS				
Input High Voltage, V <sub>INH</sub>		2.4	V min	
Input Low Voltage, V <sub>INL</sub>		0.8	V max	
Input Current				
I <sub>INL</sub> or I <sub>INH</sub>	0.005		μA typ	$V_{IN} = V_{INL}$ or $V_{INH}$ , All Others = 2.4 V
		±0.5	μA max	or 0.8 V Respectively
DYNAMIC CHARACTERISTICS <sup>3</sup>				
t <sub>on</sub>	70		ns typ	$R_L = 300 \Omega, C_L = 35 pF;$
	180	220	ns max	$V_s = \pm 10 \text{ V}$ ; T est C ircuit 4
t <sub>off</sub>	60	100	ns typ	$R_L = 300 \Omega, C_L = 35 pF;$
Dural, Dafana Malia Tima Dalau t	140	180	ns max	$V_S = \pm 10 \text{ V}$ ; T est C ircuit 4
Break-Before-Make Time Delay, t <sub>D</sub>	15 5	E	ns typ	$R_L = 300 \Omega, C_L = 35 pF;$
(ADG 453 Only)	3	5	ns min	$V_{S1} = V_{S2} = +10 \text{ V};$ T est C ircuit 5
C harge Injection	20		pC typ	$V_S = 0 \text{ V}, R_S = 0 \Omega, C_1 = 1.0 \text{ nF};$
e narge injection	30		pC max	T est Circuit 6
OFF Isolation	65		dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ;
				Test Circuit 7
Channel-to-Channel Crosstalk	-90		dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 M Hz$ ;
0 (0 = =)				T est Circuit 8
C <sub>s</sub> (OFF)	15		pF typ	f = 1 M H Z
$C_D$ (OFF)	15		pF typ	f = 1 M H z
$C_D, C_S(ON)$	100		pF typ	f = 1 M H z
POWER REQUIREMENTS				$V_{DD} = +16.5 \text{ V}, V_{SS} = -16.5 \text{ V}$ Digital Inputs = 0 V or 5 V
$I_{DD}$	0.0001		μA typ	Digital Inputs — 0 V 01 3 V
	0.5	5	μA max	
I <sub>SS</sub>	0.0001		μΑ typ	
	0.5	5	μA max	
$I_L$	0.0001		μA typ	
	0.5	5	μA max	
$I_{GND}^3$	0.0001	_	μA typ	
	0.5	5	μA max	

### NOTES

-2- REV. A

¹T emperature range is as follows: B Version: -40°C to +85°C.

 $<sup>^{2}</sup>T_{MAX} = +70^{\circ}C$ 

<sup>&</sup>lt;sup>3</sup>Guaranteed by design, not subject to production test.

Specifications subject to change without notice.

### Single Supply $(V_{DD} = +12 \text{ V}, V_{SS} = 0 \text{ V}, V_L = +5 \text{ V}, \underline{\text{GND}} = \underline{0} \text{ V}. \text{ All specifications } T_{MIN} \text{ to } T_{MAX} \text{ unless otherwise noted.})$

	B Version			
Parameter	+25°C	T <sub>MIN</sub> to T <sub>MAX</sub>	Units	Test Conditions/Comments
ANALOG SWITCH				
Analog Signal Range		$0 V to V_{DD}$	V	
On-Resistance (R <sub>on</sub> )	6		Ω typ	$V_D = 0 V \text{ to } 10 V, I_S = -10 \text{ mA}$
	8	10	Ω max	
On-Resistance Match Between	0.1	0.5	Ω typ	$V_D = 10 \text{ V}, I_S = -10 \text{ mA}$
Channels ( $\Delta R_{ON}$ )	0.5	0.5	Ω max	V 0V 15 V 1 10 mA
On-Resistance Flatness (R <sub>FLAT(ON)</sub> )	1.0	1.0	Ω typ	$V_D = 0 V_1 + 5 V_1 I_S = -10 \text{ mA}$
LEAKAGE CURRENTS <sup>2, 3</sup>				
Source OFF Leakage $I_S$ (OFF)	±0.02		nA typ	$V_D = 0 V, 10 V, V_S = 0 V, 10 V;$
	±0.5	±2.5	nA max	T est Circuit 2
Drain OFF Leakage I <sub>D</sub> (OFF)	±0.02		nA typ	$V_D = 0 V, 10 V, V_S = 0 V, 10 V;$
	±0.5	±2.5	nA max	T est Circuit 2
Channel ON Leakage I <sub>D</sub> , I <sub>S</sub> (ON)	±0.04	_	nA typ	$V_D = V_S = 0 V, 10 V;$
	±1	±5	nA max	T est C ircuit 3
DIGITAL INPUTS				
Input High Voltage, V <sub>INH</sub>		2.4	V min	
Input Low Voltage, V <sub>INL</sub>		0.8	V max	
Input Current				
I <sub>INL</sub> or I <sub>INH</sub>	0.005		μA typ	$V_{IN} = V_{INL}$ or $V_{INH}$
		±0.5	μA max	
DYNAMIC CHARACTERISTICS4				
ton	100		ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$ ;
	220	260	ns max	$V_S = +8 V$ ; T est Circuit 4
t <sub>OFF</sub>	80		ns typ	$R_L = 300 \Omega, C_L = 35 pF;$
	160	200	ns max	$V_S = +8 V$ ; T est C ircuit 4
Break-Before-M ake Time Delay, t <sub>D</sub>	15		ns typ	$R_L = 300 \Omega, C_L = 35 pF;$
(ADG 453 Only)	10	10	ns min	$V_{S1} = V_{S2} = +8 \text{ V};$
Channa Intarktan	10			T est Circuit 5
C harge Injection	10		pC typ	$V_S = 0 \text{ V}, R_S = 0 \Omega, C_L = 1.0 \text{ nF};$
Channel-to-Channel Crosstalk	-90		dB typ	T est C ircuit 6 $R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 M H z$ ;
Chame-to-Chame Crosstark	-90		ив тур	T est Circuit 8
C <sub>s</sub> (OFF)	15		pF typ	f = 1 M Hz
C <sub>D</sub> (OFF)	15		pF typ	f = 1 M H z
$C_D, C_S(ON)$	100		pF typ	f = 1 M H z
			1	
POWER REQUIREMENTS				V <sub>DD</sub> = +13.2 V Digital Inputs = 0 V or 5 V
$I_{DD}$	0.0001		μA typ	Digital Hiputs – 0 v of 5 v
טטי	0.0001	5	μΑ typ μΑ max	
IL	0.0001	J	μΑ typ	
'L	0.5	5	μΑ typ μΑ max	V <sub>L</sub> = +5.5 V
$I_{GND}^4$	0.0001	<u> </u>	μΑ typ	
GND	0.5	5	μA max	$V_L = +5.5 \text{ V}$

REV. A -3-

 $<sup>^{1}</sup>$ T emperature range is as follows: B Version: -40 °C to +85 °C.  $^{2}$ T  $_{MAX}$  = +70 °C.  $^{3}$ T ested with dual supplies.

<sup>&</sup>lt;sup>4</sup>Guaranteed by design, not subject to production test.

Specifications subject to change without notice.

## ADG451/ADG452/ADG453- SPECIFICATIONS<sup>1</sup>

**Dual Supply** ( $V_{DD} = +5 \text{ V}$ ,  $V_{SS} = -5 \text{ V}$ ,  $V_L = +5 \text{ V}$ , GND = 0 V. All specifications  $T_{MIN}$  to  $T_{MAX}$  unless otherwise noted.)

N. V.	B Ve	rsion		
Parameter	+25°C	T <sub>MIN</sub> to T <sub>MAX</sub>	Units	Test Conditions/Comments
ANALOG SWITCH Analog Signal Range On-Resistance (R <sub>ON</sub> )	7 12	V <sub>SS</sub> to V <sub>DD</sub>	V Ω typ Ω max	$V_D = -3.5 \text{ V to } +3.5 \text{ V, } I_S = -10 \text{ mA}$
On-Resistance M atch Between C hannels ( $\Delta R_{ON}$ )	0.3 0.5	0.5	$\Omega$ typ $\Omega$ max	$V_D = 3.5 \text{ V}, I_S = -10 \text{ mA}$
LEAKAGE CURRENTS <sup>2, 3</sup> Source OFF Leakage $I_S$ (OFF)  Drain OFF Leakage $I_D$ (OFF)  Channel ON Leakage $I_D$ , $I_S$ (ON)	$\pm 0.02$ $\pm 0.5$ $\pm 0.02$ $\pm 0.5$ $\pm 0.04$ $\pm 1$	±2.5 ±2.5 ±5	nA typ nA max nA typ nA max nA typ nA max	$V_D = \pm 4.5$ , $V_S = \pm 4.5$ ; T est Circuit 2 $V_D = 0 \text{ V}$ , 5 V, $V_S = 0 \text{ V}$ , 5 V; T est Circuit 2 $V_D = V_S = 0 \text{ V}$ , 5 V; T est Circuit 3
DIGITAL INPUTS Input High Voltage, V <sub>INH</sub> Input Low Voltage, V <sub>INL</sub> Input Current I <sub>INL</sub> or I <sub>INH</sub>	0.005	2.4 0.8 ±0.5	V min V max µA typ µA max	$V_{IN} = V_{INL}$ or $V_{INH}$
DYNAMIC CHARACTERISTICS <sup>4</sup>	160 220 60	300	ns typ ns max	$R_L = 300 \Omega$ , $C_L = 35 pF$ ; $V_S = 3 V$ ; T est Circuit 4
t <sub>OFF</sub> Break-Before-Make Time Delay, t <sub>D</sub> (ADG 453 Only)	140 50 5	180 5	ns typ ns max ns typ ns min	$R_L = 300 \Omega$ , $C_L = 35 pF$ ; $V_S = 3 V$ ; T est Circuit 4 $R_L = 300 \Omega$ , $C_L = 35 pF$ ; $V_{S1} = V_{S2} = 3 V$ ; T est Circuit 5
C harge Injection	10		pC typ	V <sub>S</sub> = 0 V, R <sub>S</sub> = 0 $\Omega$ , C <sub>L</sub> = 1.0 nF; Test Circuit 6
OFF Isolation	65		dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; T est Circuit 7
Channel-to-Channel Crosstalk	-76		dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; T est Circuit 8
C <sub>S</sub> (OFF) C <sub>D</sub> (OFF) C <sub>D</sub> , C <sub>S</sub> (ON)	15 15 100		pF typ pF typ pF typ	f = 1 M H z f = 1 M H z f = 1 M H z
POWER REQUIREMENTS				$V_{DD} = +5.5 \text{ V}$ Digital Inputs = 0 V or 5 V
$I_{DD}$	0.0001 0.5	5	μΑ typ μΑ max	Bigital impacts = 0 v of 5 v
I <sub>ss</sub>	0.0001 0.5	5	μA typ μA max	
L	0.0001	5	μA typ μA max	V <sub>L</sub> = +5.5 V
I <sub>GND</sub> <sup>4</sup>	0.0001 0.5	5	μΑ typ μΑ max	V <sub>L</sub> = +5.5 V

-4-REV. A

NOTES  $^{1}\!T$  emperature range is as follows: B Version: -40°C to +85°C .

 $<sup>^{2}</sup>T_{MAX} = +70^{\circ}C$ .  $^{3}T$  ested with dual supplies.

<sup>&</sup>lt;sup>4</sup>Guaranteed by design, not subject to production test. Specifications subject to change without notice.

#### Truth Table (ADG451/ADG452)

ADG451In	ADG452 In	Switch Condition
0	1	ON
1	0	OFF

### Truth Table (ADG 453)

Logic	Switch 1, 4	Switch 2, 3	
0	OFF	ON	
1	ON	OFF	

### PIN CONFIGURATION (DIP/SOIC)

ı	-	7
IN1 1	•	16 IN2
D1 2		15 D2
<b>\$1</b> 3	ADG451 ADG452	14 \$2
V <sub>SS</sub> 4	ADG452 ADG453	13 V <sub>DD</sub>
GND 5	TOP VIEW (Not to Scale)	12 V <sub>L</sub>
S4 6	(110110 00010)	11 S3
D4 7		10 D3
IN4 8		9 IN3

#### **ORDERING GUIDE**

Model	Temperature Range	Package Options*
ADG451BN	-40°C to +85°C	N-16
ADG451BR	-40°C to +85°C	R-16A
ADG452BN	-40°C to +85°C	N-16
ADG452BR	-40°C to +85°C	R-16A
ADG453BN	-40°C to +85°C	N-16
ADG453BR	-40°C to +85°C	R-16A

<sup>\*</sup>N = Plastic DIP; R = Small Outline IC (SOIC).

### ABSOLUTE MAXIMUM RATINGS<sup>1</sup>

$(T_A = +25^{\circ}C \text{ unless otherwise noted})$
$V_{DD}$ to $V_{SS}$ +44 V
$V_{DD}$ to GND0.3 V to +25 V
$V_{SS}$ to GND+0.3 V to -25 V
$V_L$ to GND
Analog, Digital Inputs <sup>2</sup> V <sub>SS</sub> -2 V to V <sub>DD</sub> +2 V or
30 mA, Whichever Occurs First
Continuous Current, S or D
Peak Current, S or D 300 mA
(Pulsed at 1 ms, 10% Duty Cycle max)
Operating Temperature Range
Industrial (B Version)40°C to +85°C
Storage T emperature Range65°C to +150°C
Junction T emperature+150°C
Plastic Package, Power Dissipation
θ <sub>IA</sub> Thermal Impedance
L ead T emperature, Soldering (10 sec) +260°C
Ecda Famparature, Joidening (10 Sec) T200 C

SOIC Package, Power Dissipation	600 mW
θ <sub>JA</sub> Thermal Impedance	77°C/W
L'ead T emperature, Soldering	
Vapor Phase (60 sec)	+215°C
Infrared (15 sec)	+220°C
ESD	$\dots 2\;kV$

#### NOTES

<sup>1</sup>Stresses above those listed under Absolute M aximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Only one absolute maximum rating may be applied at any one time.

<sup>2</sup>O vervoltages at IN, S or D will be clamped by internal diodes. C urrent should be limited to the maximum ratings given.

### CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADG 451/ADG 452/ADG 453 feature proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



REV. A -5-

### **TERMINOLOGY**

$V_{DD}$	M ost positive power supply potential.	$V_D (V_S)$	Analog voltage on terminals D , S.	
$V_{SS}$	M ost negative power supply potential in dual	C <sub>s</sub> (OFF)	"OFF" switch source capacitance.	
	supplies. In single supply applications, it may be	C <sub>D</sub> (OFF)	"OFF" switch drain capacitance.	
	connected to GND.	$C_D, C_S(ON)$	"ON" switch capacitance.	
V <sub>L</sub>	Logic power supply (+5 V).	ton	D elay between applying the digital control input	
GND	Ground (0 V) reference.		and the output switching on. See T est Circuit 4.	
S	Source terminal. M ay be an input or output.	t <sub>off</sub>	Delay between applying the digital control input	
D	Drain terminal. May be an input or output.		and the output switching off.	
IN	Logic control input.	t <sub>D</sub>	"OFF" time or "ON" time measured between	
$R_{ON}$	Ohmic resistance between D and S.		the 90% points of both switches, when switchin from one address state to another. See T est	
$\Delta R_{ON}$	On resistance match between any two channels		Circuit 5.	
	i.e., R <sub>on</sub> max – R <sub>on</sub> min.	C rosstalk	A measure of unwanted signal coupled through	
R <sub>FLAT(ON)</sub>	Flatness is defined as the difference between the maximum and minimum value of on-resistance as		from one channel to another as a result of parasitic capacitance.	
	measured over the specified analog signal range.	Off Isolation	A measure of unwanted signal coupling through	
I <sub>S</sub> (OFF)	Source leakage current with the switch "OFF."		an "OFF" switch.	
I <sub>D</sub> (OFF)	Drain leakage current with the switch "OFF."	C harge Injection	A measure of the glitch impulse transferred	
I <sub>D</sub> , I <sub>S</sub> (ON)	I <sub>S</sub> (ON) Channel leakage current with the switch "ON."		from the digital input to the analog output during switching.	




Figure 1. On Resistance as a Function of  $V_D$  ( $V_S$ ) for Various Dual Supplies




Figure 2. On Resistance as a Function of  $V_D$  ( $V_S$ ) for Different Temperatures with Dual Supplies

-6- REV. A

### **Typical Performance Characteristics- ADG451/ADG452/ADG453**

12

11

V<sub>DD</sub> = +15V





Figure 3. On Resistance as a Function of  $V_D$  ( $V_S$ ) for Various Single Supplies



for Different Temperatures with Single Supplies




Figure 4. Leakage Currents as a Function of Temperature




Figure 7. Leakage Currents as a Function of  $V_D(V_S)$ 




Figure 5. Supply Current vs. Input Switching Frequency




Figure 8. Off Isolation vs. Frequency

REV. A -7-




Figure 9. Crosstalk vs. Frequency




Figure 10. Frequency Response with Switch On

#### **APPLICATION**

Figure 11 illustrates a precise, fast, sample-and-hold circuit. An AD 845 is used as the input buffer while the output operational amplifier is an AD 711. During the track mode, SW1 is closed and the output  $V_{\text{OUT}}$  follows the input signal  $V_{\text{IN}}$ . In the hold mode, SW1 is opened and the signal is held by the hold capacitor  $C_{\text{H}}$ .





Figure 11. Fast, Accurate Sample-and-Hold Circuit


D ue to switch and capacitor leakage, the voltage on the hold capacitor will decrease with time. The ADG 451/ ADG 452/ADG 453 minimizes this droop due to its low leakage specifications. The droop rate is further minimized by the use of a polystyrene hold capacitor. The droop rate for the circuit shown is typically 30  $\mu$ V/ $\mu$ s.


A second switch, SW2, that operates in parallel with SW1, is included in this circuit to reduce pedestal error. Since both switches will be at the same potential, they will have a differential effect on the op amp AD 711, which will minimize charge injection effects. Pedestal error is also reduced by the compensation network  $R_{\text{C}}$  and  $C_{\text{C}}$ . This compensation network reduces the hold time glitch while optimizing the acquisition time. U sing the illustrated op amps and component values, the pedestal error has a maximum value of 5 mV over the  $\pm 10$  V input range. Both the acquisition and settling times are 850 ns.

-8- REV. A


### **Test Circuits**









Test Circuit 2. Off Leakage



Test Circuit 3. On Leakage




Test Circuit 4. Switching Times




Test Circuit 5. Break-Before-Make Time Delay


REV. A -9-



Test Circuit 6. Charge Injection



Test Circuit 7. Off Isolation




Test Circuit 8. Channel-to-Channel Crosstalk

-10- REV. A


#### **OUTLINE DIMENSIONS**

Dimensions shown in inches and (mm).

### 16-Lead Plastic DIP (N-16)



### 16-Lead SOIC (R-16A)



REV. A -11-